Abstract. An algebraic theory of receptive processes is presented. A receptive process models the interaction by input events and output events between a system and its environment. Input from the environment and output to the environment are never blocked; but if a system is not ready to receive a particular input, its subsequent behaviour is undefined.
Introduction
A receptive process models the interaction by input events and output events between a system and its environment. Input from its environment is never blocked by a system. Symmetrically, output from a system is never blocked by its environment. If a system is not ready to receive a particular input, the subsequent behaviour of the system is undefined. It is to be understood that the environment is obliged not to send such an input in these circumstances.
A theory of receptive processes is concerned therefore with a very general communication paradigm, one which is applicable to asynchronous circuits and data flow networks, for example. (Even synchronized communication, as modelled in CSP [6, 7] , can be implemented by a handshake of inputs and outputs between receptive processes.) The earliest work that formalizes this communication paradigm appears to be that of Stark [17] and Jonsson [8] . They define a particular kind of state-transition system, called an I/O-system.
In this paper, we develop an algebraic theory based on a mathematical model similar to Dill's model of speed-independent circuits [3] . Indeed, we have borrowed the term "receptive" from him. Dill has been more concerned, however, with automatic verification than with process algebra. Other algebraic theories of concurrency such as CCS [14, 15] and CSP [2, 7] do not make more than syntactic distinctions between inputs and outputs. Instead they are concerned with undirected synchronization events or actions. Inputs and outputs are sometimes distinguished in trace theory [16, 19] , but there the emphasis is on deterministic behaviour.
In essence, we rework Hoare's CSP under the assumption that processes are receptive. The resulting model is more attractive than the failures-divergences model of CSP because the refusal sets of the latter are simplified out of existence, and yet nondeterministic behaviour can still be fully expressed. The divergences of CSP remain as an extremely useful way of capturing obligations to be met by the environment, i.e., that certain inputs will not be sent in certain circumstances. Like CSP, receptive process theory is equipped with a sound and complete set of algebraic laws.
Receptive process theory and CSP are alike in another respect: they do not deal with fairness. This is in many ways an advantage because it facilitates the algebraic transformation of networks of processes. They may be implemented under a variety of scheduling strategies, including sequential execution on a single processor and fine-grained concurrent execution in VLSI. Both theories treat the possibility of infinite chatter (which in receptive process theory includes outputting forever without requiring input) as wholly undesirable. This restricts us somewhat when it comes to modelling asynchronous circuits, e.g., a ring oscillator [-3] would be outside the scope of our theory. In contrast, Jonsson [-8 ] presents a quiescent traces model (a concept due to Chandy and Misra) that does deal with fairness, but not with divergence.
In the remainder of this paper, we introduce a mathematical model for receptive processes and develop a process algebra by defining a number of CSP-like operators. We show by means of a small example that the algebra can be used in the verification of asynchronous circuits. Finally, we briefly examine the special cases of data flow networks and delay-insensitive circuits.
The model
In this section, we define a receptive process to be a triple (I, O, F) which must satisfy certain conditions. Consider a system that interacts by input events and output events with its environment. The set of all possible inputs from the environment to the system is represented by the input alphabet of the process. For example, if the inputs are one-bit messages communicated on channels p and q, then a suitable input alphabet is {p.0, p.1, q.0, q.1}. The set of all possible outputs from the system to the environment is represented by the output alphabet of the process. In the remainder of this section, we shall consider a particular input alphabet I and a particular output alphabet O. We insist that I and O are disjoint and that O is non-empty.
Suppose that the system has engaged in a finite sequence s of inputs and outputs. (We call s a trace of the process.) As a result, the system may be in an undesirable state. In this case, the subsequent behaviour of the system is undefined and we call s a divergence of the process. Another possibility is that the system is in a quiescent state -it will not output unless more input is supplied. In either case, we call s a failure of the process, and so by definition every divergence is also a failure and every failure is also a trace. The remaining possibility is that the system is in a state that is neither undesirable nor quiescent.
A limitation of our theory is that systems that can output forever or become quiescent in infinitely many different ways have to be modelled as being in an undesirable state and so nothing can be deduced about their behaviour. This restriction does, however, allow us to determine the set of divergences and the set of traces of a process from the set of its failures, as we see next.
Let F__(I u O)* be the set of failures of a particular process. Then the set Ft of divergences of the process is defined by Ft = {s [{teO*l stEF} is infinite}.
Immediate consequences of this definition are that f T is closed under curtailment of outputs, and ]" distributes through finite unions (and so is monotonic with respect to set containment).
As in CSP, divergence is considered wholly undesirable and so it is convenient to assume that a divergent process can do or fail to do anything whatsoever. This is reflected in the following two closure that we impose upon F.
( [] Note that if one were to allow empty output alphabets, the set of divergences would have to be modelled explicitly, as in [91.
The set F of traces of the process can also be derived from F.
F={sl3tEO*.steF}.
Immediate consequences are that every failure is a trace and that ^ distributes through arbitrary unions.
Lemma5 F_~F. []

Lemma 6 ~'X= U F. []
FsX
The remaining closure conditions on F can be most easily stated as conditions on F, namely, F is non-empty, prefix-closed and closed under extension by inputs. (3) ~eP (4) step ~ serf (5) seF /x tel* ~ step
The last condition, called receptiveness by Dill, arises because the environment might send input to the system at any time. The traces of a process now have a simpler characterization. 
Process algebra
In this section, we develop a CSP-like language for expressing the behaviour of receptive processes. The process-expressions are constructed from • nondeterministic choice, input-guarded choice, output-guarded choice, skip-guarded choice, concealment of output and parallel composition. Algebraic laws are provided that enable us to eliminate the last three operators from processexpressions. Additional laws are provided that enable every process-expression to be transformed into a normal form.
Here, normal form means • or a nondeterministic choice between a finite, non-empty set X of guarded choices. X should contain at most one inputguarded choice, each output guard should be distinct and all guarded processes should themselves be in normal form, as well as being as nondeterministic as possible. (In terms of the model, if X contains an input-guarded choice, then e is a failure of the process; the set of output guards are those outputs that the process can engage in initially.)
The language can be extended to allow (mutual) recursion. In the standard way [1, 5, 18] , recursively-defined processes are semantically the limit of their finite syntactic approximations.
We now consider each operator in turn, employing the valuations i, o, t, f and d to define, respectively, the input alphabet, output alphabet, traces, failures and divergences of a process-expression.
3.t Chaos
The process • can do or fail to do anything whatsoever. It is defined by i • o = I, o • o = O and f• o = (lw O)*. Often we write • and leave the alphabets to be deduced from the context.
Nondeterministic choice
The process Pr-n Q behaves nondeterministically like P or like Q. We insist that iP=iQ, oP=oQ and define i(P~Q)=iP, o(P~Q)=oP and f(PnQ)=fP~fQ.
That f(P ~ Q) satisfies conditions 1-5 follows from Lemmas 2 and 6. Continuity (in each operand) follows from the fact that union distributes through intersection. Nondeterministic choice is clearly commutative, associative, idempotent and has L as its null element.
Guarded choice
Let P be a process and let Q be an/-indexed family of processes, each process having the same input alphabet I and the same output alphabet O. We next define the three kinds of guarded choice, each of which has input alphabet I and output alphabet O. In each case, it is easy to see that conditions 1-5 are met and choice is f-q-continuous in each guarded process (because union distributes through intersection). This (and each subsequent law) equates two expressions that denote the same process, which can be demonstrated as follows.
Output-guarded choice. The process ([c---'PI ?x---, Q~) eventually outputs
c~O to its environment (and behaves like P), unless its environment supplies it earlier with some input a, in which case it subsequently behaves like Q,.
Since the process always has to be receptive to input, this is the only way that output can be performed. []
The following laws, in which we consider the various possibilities for P, enable us to eliminate skip-guards.
If P = • then
If P = P' rn P", then 
Concealment of output
The process P\C behaves like P, except that outputs in CooP are concealed from its environment. Thus i(P\C) = iP, o (P\C) = (o P)\C and f(P\C) = {s\Cls~fP}.
Lemma 15 d(P\C)={s\Cls~dP}. []
Lemma 16 t(P\C)={s\CIsstP}. []
The last lemma is easily proved; and it follows directly that conditions 1-5 are met. (Proofs of the previous lemma and that P\C is continuous in P can be found in the appendix.) The following laws enable us to eliminate concealment. If P = • then
P\C=•
If P = P' ~ P", then If P = (?x ~ P~), then
P\C = (P'\C) ~ (P"\C). P\C = (?x ~ (P:,\C)).
If P=(!c ~ P'[ ?x--+ P~), then P\ C = (a ~ (P'\ C) I ? x -+ (Px\ C))
where c~ is skip ifc~C, and !c otherwise.
M.B. Josephs
Parallel composition
The process Pll Q is the parallel composition of P and Q, which must have disjoint output alphabets. Inputs from the environment that are common to the input alphabets of both components are copied to each. Outputs from one component that are in the input alphabet of the other component are copied to that component and to the environment. Thus the output alphabet O of the parallel composition is the union of oP and oQ, and the input alphabet 
Lemma 17 ((~X) wT= 0 (SwT). []
SeX
Infinite chatter between P and Q (which includes either process diverging) is possible after any trace in ((tP)w(tQ))t. The divergences of P II Q are (the extensions of) such traces. P [[ Q can refuse to output either because both P and Q can so refuse or because of divergence.
f(P II @ =(fP) w(fQ) u {stl s~((tP) w(t Q))T A t~(I u o)*}.
Lemma 18 d(P Jl Q) = {s t l s ~((t P) w(t Q))T A t ~(I u 0)*}. [] Lemma 19 t(P II Q)=(tP) w(tQ)ud(P II (2). []
The above lemmas are easily proved and that conditions 1-5 are met follows directly. (Proof of the continuity of parallel composition can be found in the appendix.) Parallel composition can be eliminated by using the following laws and the fact that it is commutative. If P = _L, then PIIQ=•
If P = P' ~P", then P II (2 =(P' II Q)~(P" [I Q).
If P = (? x --, Px) and Q = (? y ~ Qy), then 
iP~oP).
If P = (!c ~ P'I? x ~ ~) and Q is input-guarded as above, then
P II Q=(!c--, R'I ?z ~ Rz)
where each R a is as above, and R' is P' II (2c if ceiQ, and is P' II Q otherwise.
If P=(!c ~ P'l?x ~ Px) and Q=(!d--,Q'] ?y~Q,), then
where R' and each R. are as above, and S' is P~rlQ' if dMP, and is P]rQ' otherwise.
Verification of an asynchronous circuit
Asynchronous circuits can be designed to function correctly independent of the speed of the components in the circuit, but assuming instantaneous transmission of signals between the components. In this section, we verify a small speedindependent design using our process algebra. We begin by specifying a wire, majority-element and Muller C-element in our algebra, where input and output events denote voltage-level transitions either up or down. We then verify that the C-element can be constructed from the other two components [13] . A wire W with input alphabet {m} and output alphabet {c} is specified by the following mutually recursive equations in which the variable x ranges over {m}.
W=(?x--,W') where W'=(!c~Wl?x~•
That is, a signal m is propagated as c, unless a second signal arrives too early causing interference. The divergence indicates that the environment should not send that second signal until it has received the signal c. A majority-element M with inputs a, b and c and output m is specified by the following mutually recursive equations, in which the variables y, y', etcetera, range over {a, b, c}. The behaviour of C is symmetric in its two inputs, and the variables z and z' range over {a, b}.
We now prove by straightforward algebraic manipulation that c=(wll M)\{m}.
Our first step is to consider W[[ M, which has input alphabet {a, b} and output alphabet {c, m}. Note that if both the wire and the majority-element are waiting for input, then all that can happen is an input a or b by the latter, which does not affect the state of the wire. Thus C and (WIlM)\{m} satisfy the same set of equations and so, because all recursions are guarded (by inputs or outputs), exhibit the same behaviour. We conclude that a C-element can be implemented by feeding back the output of a majority-element to one of its inputs; signals arriving at that input remain exposed to the environment as output signals.
W[[M
Submodels
In this section, we show that receptive process theory can be specialized so as to model buffered communication between a system and its environment. We first consider communication through buffers of infinite capacity. Thus we are able to reason about data flow networks, which have been widely studied in the literature. (Though much of the literature is concerned with fairness issues which are outside the scope of our model.) We then consider communication through wires, which can carry at most one signal (voltage-level transition) at a time. This has practical application in the design of delay-insensitive circuits.
We do not go into much detail here. The reader is referred to [9, 4] on data flow networks and [10, 11, 12] on delay-insensitive circuits.
Data flow networks
In this case, a system and its environment do not interact directly, but rather through a number of buffers of infinite capacity. A fully abstract model is obtained by considering the overall behaviour of a system equipped with its buffers, i.e., its observable behaviour. This gives rise to a submodel of receptive process theory in which processes meet a condition concerned with the reordering of inputs and outputs, in addition to conditions 1-5. (6) sabteF:=>sbateF if events a and b involve different buffers and aeO or b~I. That is, reordering a trace involves interchanging inputs to distinct buffers, interchanging outputs from distinct buffers and shifting inputs in front of outputs. If s reorders t, then the behaviour of the process after engaging in t is more deterministic than its behaviour after engaging in s.
It is possible to re-interpret all process-expressions in this submodel, after some small changes in the definitions of the operators. Additional algebraic laws capture the reordering condition and so give rise to a process algebra for data flow networks.
Delay-insensitive circuits
In this case, a process models a system together with the wires that connect it to its environment. The reordering condition above is also satisfied by the processes in this submodel. Furthermore, if a second signal is sent along a wire before a previous signal has been received, then the two signals can interfere with undesirable consequences. We model this interference as divergence and so have the condition (7) saaeP~saa~FT Again it is possible to re-interpret process-expressions in this submodel. However, parallel composition and concealment have to be combined into a single operator. Additional algebraic laws capture transmission interference and so give rise to a process algebra for delay-insensitive circuits.
Conclusion
Receptive process theory, like CSP, is an algebraic theory of processes based on a failures-divergences semantic model. It is equipped with a sound and complete set of algebraic laws. The laws are sound because each equates two expressions that denote the same process. The laws are complete because every (nonrecursive) process-expression can be transformed into a normal form.
The theory enables us to specify not only the behaviour of a system, but also limitations that are placed on its environment. (The significance of this can be seen in conventional sequential programming, where we specify not only a postcondition, but also a precondition.) The parallel composition and concealment operators support a hierarchical approach to design, in which components taken as primitive at one level of design can be implemented independently at another.
In summary, receptive process theory provides an abstract model of asynchronous communication which could form the basis of design methods for both software and hardware systems. In particular, it can be applied directly to the design of asynchronous circuits. Data flow networks can also be studied within the theory. Our algebraic approach the CSP approach -has many advantages over operational reasoning about concurrent systems.
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Appendix A
Proofs of some stated results
In this appendix, we substantiate some of our claims about the concealment and parallel composition operators. We begin with two useful lemmas expressing the finitary nature of our processes. 
